

03/17/00
JC784 U.S. PTO

Please type a plus sign (+) inside this box →

PTO/SB/05 (12/97)
Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 32429 Total Pages 78

First Named Inventor or Application Identifier

Nozomi Miura

Express Mail Label No. EL384023908US

US PTO
JC784 U.S. PTO
03/17/00

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. Specification [Total Pages 63]
(preferred arrangement set forth below)
 - Descriptive title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
3. Drawing(s) (35 USC 113) [Total Sheets 13]
4. Oath or Declaration [Total Pages 2]
 - a. Newly executed (original or copy)
 - b. Copy from a prior application (37 CFR 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 5 below]
 - i. DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

6. Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
 - a. Computer Readable Copy
 - b. Paper Copy (identical to computer copy)
 - c. Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. Assignment Papers (cover sheet & document(s))
9. 37 CFR 3.73(b) Statement
(when there is an assignee) Power of Attorney
10. English Translation Document (if applicable)
11. Information Disclosure Statement (IDS)/PTO-1449 Copies of IDS Citations
12. Preliminary Amendment
13. Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
14. Small Entity Statement filed in prior application, Statement(s) Status still proper and desired
15. Certified Copy of Priority Document(s)
(if foreign priority is claimed)
16. Other: ...Check for \$808.00.....

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

Continuation Divisional Continuation-in-part (CIP) of prior application No: _____ / _____

18. CORRESPONDENCE ADDRESS

Customer Number or Bar Code Label 000,116 or Correspondence address below
(Insert Customer No. or Attach bar code label here)

NAME	Jeffrey J. Sopko		
	Pearne, Gordon, McCoy & Granger LLP		
ADDRESS	526 Superior Avenue, East		
	Suite 1200		
CITY	Cleveland	STATE	Ohio ZIP CODE 44114-1484
COUNTRY	US	TELEPHONE (216) 579-1700	FAX (216) 579-6073

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

1
03/17/00
U.S. PTO

03-20-00

A
PATENT

PEARNE, GORDON, McCOY & GRANGER
526 Superior Avenue, East
Suite 1200
Cleveland Ohio 44114-1484
(216) 579-1700

Attorney Docket No. 32429

Assistant Commissioner for Patents
Box PATENT APPLICATION
Washington, D.C. 20231

Sir:

Transmitted herewith for filing by other than a small entity is the patent application of:

Inventor: Nozomi Miura

For: AUTOMATIC GAIN CONTROL CIRCUIT AND RECEIVER DEVICE HAVING THE AUTOMATIC GAIN CONTROL CIRCUIT, AND AUTOMATIC GAIN CONTROL METHOD

13 sheets of formal drawings are included.

An assignment of the invention to Matsushita Electric Industrial Co., Ltd. is included along with a Recordation Form Cover Sheet. Please record and return the assignment to the undersigned.

Priority is claimed under 35 U.S.C. §119 on the basis of the following foreign applications:

Japanese Patent Application No. Hei. 11-73977 Filed March 18, 1999

A certified copy of this application is enclosed.

"Express Mail" mailing label number EL384023908US

Date of Deposit 3/17/00

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Paula Almasy

Printed Name of Person Mailing Paper or Fee

Paula Almasy

Signature of Person Mailing Paper or Fee

CLAIMS AS FILED


For	Number	Rate	Fees
Total claims in excess of 20:	0	×	\$0.00
Independent claims in excess of 3:	1	×	\$78.00
Multiple dependent claims, if any, add surcharge of \$260.00:			\$.00
Non English Specification, add surcharge of \$130.00:			\$.00
		Basic Fee	\$690.00
		TOTAL FILING FEE	\$768.00
Assignment Recordal Fee of \$40.00			\$40.00
		<u>TOTAL FEE</u>	<u>\$808.00</u>

A check in the amount of the Total Fee calculated above is enclosed.

The Commissioner is hereby authorized to charge any fees under 37 C.F.R. §§1.16 and 1.17 which may be required during the entire pendency of this application, or to credit any overpayment, to Deposit Account No. 16-0820, Order No. 32429.

Respectfully,

PEARNE, GORDON, McCOY & GRANGER



Jeffrey J. Sopko, Reg. No. 27676

Date: 3/17/00

**AUTOMATIC GAIN CONTROL CIRCUIT AND RECEIVER DEVICE HAVING THE
AUTOMATIC GAIN CONTROL CIRCUIT, AND AUTOMATIC GAIN CONTROL METHOD**

BACKGROUND OF THE INVENTION

5 The present invention relates to an automatic gain control circuit which is able to assure a good receiving operation by optimizing a follow-up performance of an automatic gain control loop, a receiver device with the automatic gain control circuit, an automatic gain control method in the receiver device, and a
10 recording medium for recording a program for carrying out the automatic gain control method.

As the automatic gain control circuit in the receiver device in the prior art, the circuit as shown in FIG.13 has been well known, for example. In FIG.13, the automatic gain control circuit in the prior art is constructed to comprises a gain variable amplifier 11, a demodulator portion 12, an A/D converter 13, a level detector 14, an averaging portion 15, an adder 16 for calculating a difference-in-converged value, a multiplier 17 for controlling a loop gain, an adder 18 in an integrator circuit portion, a latch circuit 19 in an integrator circuit portion, an arithmetic portion 20, and a D/A converter 21.
15
20

In the automatic gain control circuit in the prior art, when a receiving signal R_i is input, such receiving signal input R_i is amplified by the gain variable amplifier 11, then demodulated 25 by the demodulator portion 12, and then converted into a digital

value by the A/D converter 13 to be output as a demodulated output R_d . A part of the demodulated output R_d is level-detected by the level detector 14 and then send out to an automatic gain control loop.

5 The level-detected data are averaged for a predetermined time by the averaging portion 15. Then, a difference between an output of the averaging portion 15 and a constant target level A is calculated by the difference-in-converged value calculating adder 16 so as to converge the output to the input for the A/D converter 13, and then multiplied by a loop gain control value B in the automatic gain control circuit by the loop gain controlling multiplier 17. An output of the multiplier 17 is input into an integrator circuit portion, which consists of the adder 18 and the latch circuit 19, as an amount of change from 10 the preceding data, and then integral data are latched by the latch circuit 19 at a timing of a latch timing control value C_4 . The integral data from the integrator circuit portion are converted into data equivalent to the control voltage for the gain variable amplifier 11 by the arithmetic portion 20, then converted into 15 an analogue voltage by the D/A converter 21, and then fed back to the gain variable amplifier 11 as the control voltage.

20

25 However, in the above automatic gain control circuit in the prior art, a generation or update period of the control signal which is fed back to the gain variable amplifier 11 is fixed. For this reason, when variation in level of the receiving signal R_i

is largely caused at the time of a turn-ON operation of a power supply of the automatic gain control circuit, an intermittent receiving operation of the receiver device which includes the automatic gain control circuit, a receiving operation in the 5 fading condition, or the like, a follow-up performance of the automatic gain control loop is degraded in the event that the generation or update period of the control signal of the automatic gain control loop is set and fixed as a relatively large value, conversely the follow-up performance of the automatic gain 10 control loop is made too quick so that there is a possibility to cause harmful influences such as generation of an unstable state, generation of oscillation, etc. in the event that the generation or update period of the control signal of the automatic gain control loop is set and fixed as a relatively small value.

15 SMMARY OF THE INVENTION

The present invention has been made in view of the above circumstances in the prior art, and it is an object of the present invention to provide an automatic gain control circuit which can optimize a follow-up performance of an automatic gain control loop 20 to thus assure a good receiving operation by optimizing a generation timing or a generation period of a control signal for the automatic gain control loop even in the case where large variation in a receiving signal level is expected at the time of a turn-ON operation of a power supply, an intermittent receiving 25 operation of a receiver device, a receiving operation in the fading

condition, or the like, or the case where small variation in the receiving signal level is caused because the electric field condition is stabilized, a receiver device with such automatic gain control circuit, an automatic gain control method in a 5 receiver device, and a recording medium.

Also, it is another object of the present invention to provide an automatic gain control method in a receiver device, which utilizes a DSP (digital signal processor) in an automatic gain control loop and which can optimize a follow-up performance 10 of the automatic gain control loop to thus assure a good receiving operation even in the case where automatic gain control of a receiver system is carried out according to a software program, and a recording medium.

In order to achieve the above objects, there is provided 15 an automatic gain control circuit according to first aspect of the present invention including a gain variable amplifier which controls an amplitude of a receiving signal based on a control signal, the circuit comprising a control signal generating means for level-detecting the receiving signal and then generating a 20 feedback signal as the control signal for the gain variable amplifier, and a controlling means for deciding a generation timing of the control signal or a generation period of the control signal in response to a predetermined physical quantity and controlling the control signal generating means.

25 Also, in the automatic gain control circuit, the

controlling means may include a look-up table which uses address information as the predetermined physical quantity and holds information of the generation timing of the control signal or the generation period of the control signal in response to the address 5 information.

Also, in the automatic gain control circuit, the controlling means may decide the generation timing of the control signal or the generation period of the control signal using a lapsed time in operation of the automatic gain control circuit 10 as the predetermined physical quantity.

Also, in the automatic gain control circuit, the controlling means may set the generation period of the control signal shorter than the generation period in a steady operation state, for a predetermined rise time from a non-operated state 15 to the steady operation state when a power supply is turned on.

Also, in the automatic gain control circuit, the controlling means may set the generation period of the control signal shorter than the generation period in a steady operation state, for a predetermined rise time from a non-operated state 20 to the steady operation state when an intermittent receiving operation is carried out.

Also, preferably, the automatic gain control circuit further comprises a detection output change amount detecting means for detecting an amount of change in a detected output of 25 the receiving signal, wherein the controlling means decides the

generation timing of the control signal or the generation period of the control signal using an amount of change in the detected output as the predetermined physical quantity.

Also, preferably, an automatic gain control circuit
5 further comprises a fading pitch detecting means for detecting a fading pitch of the receiving signal, wherein the controlling means decides the generation timing of the control signal or the generation period of the control signal using the fading pitch as the predetermined physical quantity.

10 Also, a receiver device according to the present invention comprises the automatic gain control circuit as mentioned above.

Also, an automatic gain control method according to second aspect of the present in a receiver device including a gain
15 variable amplifier which controls an amplitude of a receiving signal based on a control signal, comprises a control signal generating step of level-detecting the receiving signal and then generating a feedback signal as the control signal for the gain variable amplifier, and a controlling step of deciding a
20 generation timing of the control signal or a generation period of the control signal in response to a predetermined physical quantity.

Also, in an automatic gain control method, the controlling step may decide the generation timing of the control
25 signal or the generation period of the control signal using a

lapsed time in operation of the receiver device as the predetermined physical quantity.

Also, in an automatic gain control method, the controlling step may set the generation period of the control signal shorter than the generation period in a steady operation state, for a predetermined rise time from a non-operated state to the steady operation state when a power supply is turned on.

Also, in an automatic gain control method, the controlling step may set the generation period of the control signal shorter than the generation period in a steady operation state, for a predetermined rise time from a non-operated state to the steady operation state when an intermittent receiving operation is carried out.

Also, preferably, an automatic gain control method further comprises a detected output change amount detecting step of detecting an amount of change in a detected output of the receiving signal, wherein the controlling step decides the generation timing of the control signal or the generation period of the control signal using an amount of change in the detected output as the predetermined physical quantity.

Also, preferably, an automatic gain control method further comprises a fading pitch detecting step of detecting a fading pitch of the receiving signal; wherein the controlling step decides the generation timing of the control signal or the generation period of the control signal using the fading pitch

as the predetermined physical quantity.

Further, a computer-readable recording medium according to the present invention records the automatic gain control method mentioned above as a program to be executed by a computer.

5 In the automatic gain control circuit according to the present invention, when the receiving signal is level-detected by the control signal generating means (control signal generating step) to generate the feedback signal as the control signal for the gain variable amplifier, the generation timing of the control
10 signal or the generation period of the control signal is decided by the controlling means (controlling step) in response to the predetermined physical quantity.

Accordingly, under various situations such as the case where large variation in the receiving signal level is expected, 15 the case where small variation in the receiving signal level is caused because the electric field condition is stabilized, or the like, the generation timing or the generation period of the control signal for the automatic gain control loop can be decided by setting the physical quantity to respond to various conditions.
20 As a result, the follow-up performance of the automatic gain control loop can be optimized in various situations, and thus the good receiving characteristic can be achieved.

Particularly, in the automatic gain control circuit, while using address information as the predetermined physical 25 quantity, information of the generation timing of the control

signal or the generation period of the control signal are held in response to the address information in the look-up table, and then the generation timing or the generation period of the control signal for the gain variable amplifier is decided in answer to 5 the predetermined physical quantity by referring to the look-up table.

Accordingly, under various situations such as the case where large variation in the receiving signal level is expected at the time of the turn-ON operation of the power supply, the 10 intermittent receiving operation of the receiver device, the receiving operation in the fading condition, or the like, or the case where small variation in the receiving signal level is caused because the electric field condition is stabilized, the predetermined physical quantity can be set finely by referring 15 to the look-up table upon optimization of the generation timing or the generation period of the control signal for the automatic gain control loop. Therefore, the follow-up performance of the automatic gain control loop can be optimized under various conditions, and thus the good receiving characteristic can be 20 achieved correspondingly. Also, update of the method of generating the generation timing or the generation period of the control signal and also the data stored in the table can be performed simply by exchanging the look-up table.

Also, in the automatic gain control circuit according to 25 the present invention, the generation timing of the control signal

or the generation period of the control signal is decided by the controlling means (controlling step), while using the lapsed time in operation of the automatic gain control circuit or the receiver device including the automatic gain control circuit as the 5 predetermined physical quantity.

Also, particularly, in the automatic gain control circuit, the generation period of the control signal is set shorter than the generation period in the steady operation state by the controlling means (controlling step), for a predetermined rise 10 time from the non-operated state to the steady operation state when the power supply is turned on.

In this fashion, the generation timing or the generation period of the control signal can be decided in response to the lapsed time in operation of the automatic gain control circuit 15 or the receiving device which is constructed to comprise the automatic gain control circuit. For a predetermined rise period from the non-operated state to the steady operation state when the power supply is turned ON, the generation period of the control signal can be set shorter than the generation period in the steady 20 operation state so as to accelerate the response characteristic of the automatic gain control loop rather than that in the steady operation state. Therefore, even in the case where large variation in the receiving signal level is expected at the time of the power supply ON, the generation timing or the generation 25 period of the control signal for the automatic gain control loop

can be optimized and also the follow-up performance of the automatic gain control loop can be optimized to thus assure the good receiving characteristic.

Also, particularly, in the automatic gain control circuit 5 according to the present invention, the controlling means (the controlling step) sets the generation period of the control signal shorter than the generation period in a steady operation state, for a predetermined rise time from the non-operated state to the steady operation state when an intermittent receiving operation 10 is carried out.

In this way, the generation timing or the generation period of the control signal can be decided in response to the lapsed time in operation of the automatic gain control circuit or the receiving device which is constructed to comprise the 15 automatic gain control circuit. For a predetermined rise period from the non-operated state to the steady operation state when the receiver device carries out the intermittent receiving operation, the generation period of the control signal can be set shorter than the generation period in the steady operation state 20 so as to accelerate the response characteristic of the automatic gain control loop rather than that in the steady operation state.

Therefore, even in the case where large variation in the receiving signal level is expected at the time of the intermittent receiving operation of the receiver device, the generation timing or the 25 generation period of the control signal for the automatic gain

control loop can be optimized and also the follow-up performance of the automatic gain control loop can be optimized to thus assure the good receiving characteristic.

Also, in the automatic gain control circuit according to 5 the present invention, the controlling means (controlling step) decides the generation timing of the control signal or the generation period of the control signal using an amount of change in the detected output of the receiving signal, which is detected by the detected output change amount detecting means (detected 10 output change amount detecting step), as the predetermined physical quantity.

In this manner, the generation timing or the generation period of the control signal can be decided in response to an amount of change in the detected output of the detected receiving signal. 15 Therefore, under various situations such as the case where large variation in the receiving signal level is expected, the case where small variation in the receiving signal level is caused because the condition of the electric field is stabilized, or the like, the generation timing or the generation period of the control 20 signal for the automatic gain control loop can be optimized finely and also the follow-up performance of the automatic gain control loop can be optimized to thus assure the good receiving characteristic.

Furthermore, in the automatic gain control circuit 25 according the present invention, the controlling means

(controlling step) decides the generation timing or the generation period of the control signal using the fading pitch of the receiving signal, which is detected by the fading pitch detecting means (fading pitch detecting step), as the 5 predetermined physical quantity.

In this manner, the generation timing or the generation period of the control signal can be decided in response to the fading pitch of the detected receiving signal. Therefore, even in the case where large variation in the receiving signal level 10 is expected in receiving the receiving signal in the fading circumstance, the generation timing or the generation period of the control signal for the automatic gain control loop can be optimized and the follow-up performance of the automatic gain control loop can be optimized to thus assure the good receiving 15 characteristic.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG.1 is a view showing a configuration of an automatic gain control circuit according to a first embodiment of the present invention;

20 FIGS.2A and 2B are views showing a follow-up performance of an automatic gain control loop in a rise condition of a receiver device from a non-operated state (initial state) to a steady operation state when a power supply of the receiver device is turned ON, FIG.2A shows the case of the automatic gain control 25 circuit according to the first embodiment, and FIG.2B shows the

case in the prior art;

FIG.3 is a flowchart showing a method of deciding a generation period of a control signal, which is executed by a control portion in the first embodiment;

5 FIG.4 is a flowchart showing procedures in a software program (automatic gain control method) which is executed on a DSP in a second variation;

FIGS.5A and 5B are views showing a follow-up performance of an automatic gain control loop in a rise condition of a receiver 10 device from the non- operated state (initial state) to the steady operation state when the receiver device carries out intermittent reception, FIG.5A shows the case of the automatic gain control circuit according to the second embodiment, and FIG.5B shows the case in the prior art;

15 FIG.6 is a flowchart showing a method of deciding a generation period of a control signal, which is executed by a control portion in a second embodiment;

FIG.7 is a view showing a configuration of an automatic gain control circuit according to a third embodiment of the present 20 invention;

FIGS.8A and 8B are views showing a follow-up performance of an automatic gain control loop of a receiver device, FIG.8A shows the case of the automatic gain control circuit according to the third embodiment, and FIG.8B shows the case in the prior 25 art;

FIG.9 is a flowchart showing a method of deciding an integration period (integration timing) in the third embodiment;

FIG.10 is a view showing a configuration of an automatic gain control circuit according to a fourth embodiment of the 5 present invention;

FIG.11 is a flowchart showing a method of deciding an integration period (integration timing) in the fourth embodiment;

FIG.12 is a view showing a configuration of a receiver device including an automatic gain control circuit according to 10 a fifth embodiment of the present invention; and

FIG.13 is a view showing a configuration of an automatic gain control circuit in a receiver device in the prior art.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of an automatic gain control circuit, a 15 receiver device with such automatic gain control circuit, an automatic gain control method in a receiver device, and a recording medium according to the present invention will be explained in detail in the order from a first embodiment to a fifth embodiment with reference to the accompanying drawings hereinafter. In this 20 case, in the following explanation of respective embodiments, the automatic gain control circuit, the receiver device with the automatic gain control circuit, and the automatic gain control method in the receiver device according to the present invention will be explained in detail, but it should be interpreted that, 25 since the recording medium is used to record a program for carrying

out the automatic gain control method, explanation of the recording medium according to the present invention is contained in the explanation of the automatic gain control method.

First Embodiment

5 FIG.1 is a view showing a configuration of an automatic gain control circuit according to a first embodiment of the present invention. The automatic gain control method according to the present invention is applied to the automatic gain control circuit.

10 In FIG.1, like reference symbols are affixed to the same or similar parts as those in FIG.13 (the prior art).

15 In FIG.1, the automatic gain control circuit according to the present invention is constructed to comprises a gain variable amplifier 11, a demodulator portion 12, an A/D converter 13, a level detector 14, an averaging portion 15, a difference-in-converged value calculating adder 16, a loop gain controlling multiplier 17, an adder 18 in an integrator circuit portion, a latch circuit 19 in an integrator circuit portion, an arithmetic portion 20, a D/A converter 21, and a control portion 25.

20 The gain variable amplifier 11, the demodulator portion 12, and the A/D converter 13 construct a receiver system which receives a receiving signal input R_i and then outputs a demodulated output R_d . The level detector 14, the averaging portion 15, the difference-in- converged value calculating adder 16, the loop gain controlling multiplier 17, the adder 18 in an integrator

circuit portion, the latch circuit 19 in an integrator circuit portion, the arithmetic portion 20, and the D/A converter 21 construct an automatic gain control loop. In this case, the automatic gain control loop corresponds to a control signal 5 generating means set forth in claims. Also, the control portion 25 can be implemented by a processing means such as a microprocessor, etc., and corresponds to a controlling means set forth in claims.

First, in the receiver system, the gain variable 10 amplifier 11 can change its gain in response to a potential of the control signal GC which is generated by the automatic gain control loop. The demodulator portion 12 demodulates the amplified receiving signal (R_i), and the A/D converter 13 converts the demodulated signal into a digital signal and then outputs a 15 demodulated output R_d .

Also, in the automatic gain control loop, a signal level of the demodulated output R_d is first detected by the level detector 14. Then, the detected signal level is averaged for a predetermined time by the averaging portion 15. Then, a 20 difference between output data from the averaging portion 15 and a converged level target value A of the input for the A/D converter 13 is calculated by the difference-in- converged value calculating adder 16. Then, the loop gain control value B is multiplied by the loop gain controlling multiplier 17 to control 25 the loop gain in the automatic gain control loop. The addition

result is latched by the adder 18 and the latch circuit 19 in the integrator circuit portion at a timing based on a latch timing control signal C1 supplied from the control portion 25 to execute the data integration.

5 In addition, control voltage data for the gain variable amplifier 11 are generated from the integral data by the arithmetic portion 20. This control voltage data are then converted into the analogue value by the D/A converter 21, and then supplied to the gain variable amplifier 11 in the receiver system as the 10 control signal GC which has a potential defined by the automatic gain control loop.

Here, an approach executed by the control portion 25 to decide a generation timing or generation period of the control signal GC will be explained hereunder. As mentioned above, the 15 control portion 25 outputs the latch timing control signal C1 to control a timing at which the output of the adder 18 is latched by the latch circuit 19 in the integrator circuit portion, and the preceding loop gain data in the automatic gain control loop is held in the latch circuit 19. Since the addition result to 20 which an amount of change in the loop gain data is added by the adder 18 is latched by a trigger of the latch timing control signal C1, the generation timing of the control signal GC can be defined by the latch timing control signal C1. As a result, a period of the trigger of the latch timing control signal C1 corresponds to 25 the generation timing of the control signal GC.

The automatic gain control circuit according to the first embodiment is able to decide the generation timing or the generation period of the control signal GC in response to a lapsed time after the operation of the automatic gain control circuit 5 or the receiving device which is constructed to comprise the automatic gain control circuit has been started. More particularly, the automatic gain control circuit according to the first embodiment is characterized in that, for a predetermined rise period from a non-operated state to a steady operation state 10 when the power supply of the receiver device is shifted from its OFF state to its ON state (when the power supply is turned ON), the generation period of the control signal GC can be set shorter than the generation period in the steady operation state so as to accelerate the response characteristic of the automatic gain 15 control loop rather than that in the steady operation state, and then the shorter generation period can be switched to the generation period in the steady operation state after the predetermined time.

The method of deciding the generation period of the control signal GC to achieve such feature will be explained with 20 reference to FIG.2 and FIG.3 hereunder. FIG.2 is a view showing a follow-up performance of an automatic gain control loop in a rise condition of a receiver device from a non-operated state (initial state) to a steady operation state when a power supply 25 of the receiver device is turned ON. FIG.2A shows the case of

the automatic gain control circuit according to the first embodiment, and FIG.2B shows the case in the prior art. FIG.3 is a flowchart showing the method of deciding the generation period of the control signal GC executed by the control portion 25.

5 To begin with, the problems of the automatic gain control circuit in the prior art shown in FIG.2B will be explained hereunder. Normally, if the follow-up performance of the automatic gain control loop relative to the level variation is taken into consideration, the generation period $T1$ [s] of the 10 control signal GC of the automatic gain control loop is set smaller.

In such case, since the automatic gain control loop follows an envelope of the received modulated wave to cause deterioration of the receiving characteristic, to become unstable against the sudden level variation, to cause bad effects such as the 15 oscillation, etc., or the like, there is limitations on such smaller setting of the generation period. Accordingly, in the prior art, even if the large level variation is caused, for example, at the time of the rise period from the non-operated state to the steady operation state when the power supply of the receiver device 20 is shifted from its OFF state to its ON state, the generation period of the control signal GC of the automatic gain control loop is set to $T1$ [s] (e.g., 5 [ms]) which is equal to that in the steady operation state. Therefore, the follow-up performance of the automatic gain control loop is deteriorated in some cases.

25 On the contrary, in the automatic gain control circuit

according to the first embodiment, as shown in FIG.2A, in order to overcome the above problems in the prior art, the generation period of the control signal GC is set to the generation period T2 [s] (e.g., 1 [ms]) of the control signal GC, which is shorter than the generation period T1 [s] (e.g., 5 [ms]) of the control signal GC in the steady operation state, at the time of the rise operation of the receiving device such that the response characteristic of the automatic gain control loop can be accelerated rather than the steady operation state to improve the follow-up performance. After this, the generation period of the control signal GC is switched to the generation period T1 [s] of the control signal GC in the steady operation state at a lapsed time T3 [s] at which completion of the rise operation of the detected level of a received electric field is assumed.

In other words, in a flowchart shown in FIG.3, in step S303, the control portion 25 sets the generation period of the control signal GC to T2 [s], which is shorter than that in the steady operation state, from the power supply ON to the lapsed time T3 [s]. In step S302, after the lapsed time T3 has lapsed from the power supply ON, the control portion 25 sets the generation period of the control signal GC to T1 [s] which must be set in the steady operation state. Then, the trigger of the latch timing control signal C1 is generated based on the set generation period. In this case, counting of the time from the power supply ON is made by a software timer in the microprocessor,

and the software timer is reset at the time of the power supply ON.

In this manner, because the generation period T_2 [s] of the control signal GC of the automatic gain control loop is set 5 shorter than the generation period T_1 [s] in the steady operation state at the time of the rise period from the non-operated state to the steady operation state when the power supply of the receiver device is shifted from its OFF state to its ON state, the follow-up 10 performance of the automatic gain control loop at the time of the rise operation and the pull-in of the automatic gain control loop can be improved.

Next, operations of the receiver system and the automatic gain control loop in the automatic gain control circuit according to the first embodiment will be explained with reference to FIG.1 15 hereunder. First, when a receiving signal input R_i is input, such receiving signal input R_i is amplified by the gain variable amplifier 11, then demodulated by the demodulator portion 12, and then converted into a digital value by the A/D converter 13 to be output as a demodulated output R_d . Here, a part of the 20 demodulated output R_d as an output of the receiver system is level-detected by the level detector 14 and then send out to the automatic gain control loop.

Then, in the automatic gain control loop, the data which are level-detected by the level detector 14 are subjected to the 25 averaging process by the averaging portion 15 for a predetermined

time. For example, an interval average of the data is calculated for 0.625 [ms] and then latched, and then a moving average of the data is calculated subsequently for the time which is an integral multiple of 0.625 [ms]. Then, a difference between an output of 5 the averaging portion 15 and a constant target level (e.g., 0.5 [Vp-p]) of the target value A is calculated by the adder 16 so as to converge such output into the input for the A/D converter 13. Then, an output of the adder 16 is multiplied by the loop gain control value B by the multiplier 17 to control the loop gain 10 in the automatic gain control loop.

Then, an output of the multiplier 17 is input into an integrator circuit portion, which consists of the adder 18 and the latch circuit 19, as an amount of change from the preceding loop gain data which are output from the automatic gain control 15 loop. Then, such amount of change supplied from the multiplier 17 is added to the preceding loop gain data, which are latched in the latch circuit 19, by the adder 18. Then, the addition result is latched and integrated by the latch circuit 19 at a trigger of the latch timing control signal C1 which is generated 20 based on the generation period of the control signal GC which is decided by the control portion 25.

The integral data integrated by the integrator circuit portion are converted into data which are equivalent to the control voltage for the gain variable amplifier 11 by the arithmetic 25 portion 20. Then, the arithmetic result is converted into an

analogue voltage by the D/A converter 21, and then fed back as the control voltage for the gain variable amplifier 11 based on the data.

As the parameters of the interval average and the moving 5 average of the data in the averaging portion 15, the data calculated from the arithmetic process by the DSP, etc. may be employed, otherwise the data obtained by referring to a numerical value translation table as a look-up table which is stored in the ROM, etc. may be employed. In addition, concerning other 10 parameters, as the target value A added by the adder 16 and the loop gain control value B multiplied by the multiplier 17, similarly the data calculated from the arithmetic process by the DSP, etc. may be employed, otherwise the data obtained by referring to a numerical value translation table as a look-up table which 15 is stored in the ROM, etc. may be employed.

In turn, as a first variation of the automatic gain control circuit according to the first embodiment, a variation in which a numerical value translation table (look-up table) is employed as the control portion 25 will be explained hereunder. In this 20 case, the control portion 25 is constructed, for example, by incorporating a timer circuit (counter) which counts a time lapsed from the power supply ON and a memory such as the ROM, etc. in which the numerical value translation table is stored into the microprocessor. The timer circuit is reset at the time of the 25 power supply ON, and outputs a lapsed time from the power supply

ON as an address to the memory. The memory holds the generation period of the control signal GC in the address (lapsed time), so that the generation period of the control signal GC which corresponds to the operation lapsed time of the automatic gain 5 control circuit is supplied to the microprocessor. Then, the trigger of the latch timing control signal C1 is generated based on the generation period of the control signal GC by the microprocessor.

In the event that the generation period is set to have 10 the above process contents shown in FIG.3, if the timer circuit counts the lapsed time T3 to then output as the address the signal indicating whether or not the time T3 has passed, only the data of the generation periods T1, T2 may be held in the memory. In other words, if the addressing for the memory is designed in 15 another way, an amount of data of the generation period which is held in the memory can be reduced. If such numerical value translation table (look-up table) is employed, the method of generating the generation period of the control signal GC and the generation period data per se can be changed simply by exchanging 20 the ROM, etc.

Next, as a second variation of the automatic gain control circuit according to the first embodiment, a variation in which the digital signal processor (DSP) is employed in the automatic gain control loop will be explained hereunder. In this case, for 25 example, the level detector 14, the averaging portion 15, the

difference-in-converged value calculating adder 16, the loop gain controlling multiplier 17, the adder 18 in an integrator circuit portion, the latch circuit 19 in an integrator circuit portion, the arithmetic portion 20, the D/A converter 21, and the control portion 25 can be implemented by the DSP. The procedures in a software program (automatic gain control method) which is executed on the DSP at this time will be explained with reference to a flowchart shown in FIG.4. Processes shown in the flowchart in FIG.4 correspond to a control signal generating step set forth 10 in claims, and processes shown in the flowchart in FIG.3 correspond to a control step.

First, in step S401, when the receiving signal R_i is input into the receiver system, the input signal is amplified by the gain variable amplifier 11, then demodulated by the demodulator portion 12, then converted into the digital value by the A/D converter 13, and then output as the demodulated signal R_d . Here the DSP receives a part of the demodulated signal R_d from the receiver system.

In step S402, the level detection of the data is executed. 20 In step S403, the level-detected data are then subjected to the averaging process for a certain time. For example, the interval average of the data is calculated for 0.625 [ms] and then latched, and then the moving average of the data is calculated thereafter for the time which is an integral multiple of 0.625 [ms]. In step 25 S404, the difference between the output of the averaging portion

15 and the constant target level (e.g., 0.5 [Vp-p]) of the target value A is then calculated so as to converge the output into the input for the A/D converter 13. In step S405, the output of the adder 16 is then multiplied by the loop gain control value B to 5 control the loop gain in the automatic gain control loop. In step S406, the multiplied result in step S405 is then added (integrated) to preceding control data as the amount of change from the loop gain data being output from the automatic gain control loop.

In step S407, the data which have been integrated in step 10 S406 are convert into data (analogue value) corresponding to the control voltage for the gain variable amplifier 11, and then fed back to the gain variable amplifier 11 as the control voltage.

In step S408, the gain control of the gain variable amplifier 11 is carried out.

15 In this case, the parameters of the interval average and the moving average, the target value A in step S404, and the loop gain control value B in step S405 are similar to those employed in the above automatic gain control circuit. Also, the processes in the automatic gain control circuit according to the above first 20 embodiment (see the flowchart in FIG.3) are similarly performed at the addition (integral) timing of the control data in step S406.

In other words, the generation period of the control signal GC is set to the shorter generation period T_2 [s] at the time of the rise operation of the receiving device such that the response 25 characteristic of the automatic gain control loop can be

accelerated rather than the steady operation state to improve the follow-up performance, and then the generation period of the control signal GC is switched to the generation period T1 [s] in the steady operation state after the time T3 [s] at which
5 completion of the rise operation of the detected level of the received electric field is assumed has lapsed.

As described above, according to the first embodiment and the first and second variations of the first embodiment, the generation timing or the generation period of the control signal
10 GC can be decided in response to the lapsed time in operation of the automatic gain control circuit or the receiving device which is constructed to comprise the automatic gain control circuit.

More specifically, for a predetermined rise period from the non-operated state to the steady operation state when the power
15 supply of the receiver device is shifted from its OFF state to its ON state (when the power supply is turned ON), the generation period T2 [s] of the control signal GC can be set shorter than the generation period T1 [s] in the steady operation state so as to accelerate the response characteristic of the automatic gain
20 control loop rather than that in the steady operation state, and then such shorter generation period can be switched to the generation period in the steady operation state after the predetermined time T3 [s]. Therefore, even in the case where large variation in the receiving signal level is expected at the
25 time of the turn-ON operation of the power supply, or the case

where small variation in the receiving signal level is caused because the condition of the electric field is stabilized, the generation timing or the generation period of the control signal for the automatic gain control loop can be optimized and the 5 follow-up performance of the automatic gain control loop can be optimized to thus assure the good receiving characteristic.

Second Embodiment

Next, an automatic gain control circuit and an automatic gain control method employed in the receiver device including the 10 automatic gain control circuit according to the second embodiment of the present invention will be explained hereunder. A circuit configuration of the automatic gain control circuit according to the second embodiment is similar to that in the first embodiment (FIG.1), but an approach for deciding the generation timing or 15 the generation period of the control signal GC in the control portion 25 is different.

In FIG.1, like the first embodiment, the control portion 25 outputs the latch timing control signal C1 to control the timing at which an output of the adder 18 in the integrator circuit portion 20 is latched by the latch circuit 19. The preceding loop gain data in the automatic gain control loop are held in the latch circuit 19, and the result which is obtained by adding an amount of change 15 in the loop gain data by the adder 18 is latched by the trigger in the latch circuit 19. Therefore, the latch timing control signal C1 can define the generation timing of the 25

control signal GC, and the trigger period of the latch timing control signal C1 coincides with the generation period of the control signal GC.

The automatic gain control circuit according to the 5 second embodiment is able to decide the generation timing or the generation period of the control signal GC in response to the lapsed time after the operation of the automatic gain control circuit or the receiving device which is constructed to comprise the automatic gain control circuit has been started. More 10 particularly, the automatic gain control circuit according to the second embodiment is characterized in that, for a predetermined rise period from the non-operated state to the steady operation state when the receiver device carries out its intermittent receiving operation, the generation period of the control signal 15 GC can be set shorter than the generation period in the steady operation state so as to accelerate the response characteristic of the automatic gain control loop rather than that in the steady operation state, and then such shorter generation period can be switched to the generation period in the steady operation state 20 after the predetermined time.

A method of deciding the generation period of the control signal GC which is characterized as above will be explained with reference to FIG.5 and FIG.6 hereunder. FIG.5 is a view showing the follow-up performance of the automatic gain control loop in 25 the rise condition of the receiver device from the non-operated

state (initial state) to the steady operation state when the receiver device carries out intermittent receiving operation.

FIG.5A shows the case of the automatic gain control circuit according to the second embodiment, and FIG.5B shows the case of 5 the automatic gain control circuit in the prior art. FIG.6 is a flowchart showing the method of deciding the generation period of the control signal GC, which is executed by the control portion 25.

First, the problems in the automatic gain control circuit 10 in the prior art shown in FIG.5B will be explained. Normally, if the follow-up performance of the automatic gain control loop relative to the level variation is taken into consideration, the generation period $T4$ [s] of the control signal GC of the automatic gain control loop is set smaller. In such case, since the 15 automatic gain control loop follows the envelope of the received modulated wave to thus cause deterioration of the receiving characteristic, to become unstable against the sudden level variation, to cause bad effects such as the oscillation, etc., or the like, limitations are imposed on such smaller setting of 20 the generation period. Accordingly, in the prior art, even if the large level variation is caused, for example, at the time of the rise period from the non-operated state to the steady operation state when the receiver device carries out its intermittent receiving operation, the generation period of the control signal 25 GC of the automatic gain control loop is set to $T4$ [s] (e.g., 5

[ms]) which is equal to that in the steady operation state.

Therefore, the follow-up performance of the automatic gain control loop is deteriorated in some cases.

In contrast, in the automatic gain control circuit
5 according to the second embodiment, as shown in FIG.5A, in order to overcome the above problems in the prior art, the generation period of the control signal GC is set to the generation period T5 [s] (e.g., 1 [ms]) of the control signal GC, which is shorter than the generation period T4 [s] (e.g., 5 [ms]) of the control
10 signal GC in the steady operation state, in the rise period of the intermittent receiving operation such that the response characteristic of the automatic gain control loop can be accelerated rather than the steady operation state to improve the follow-up performance. After this, the generation period of the
15 control signal GC is switched to the generation period T4 [s] of the control signal GC in the steady operation state at a lapsed time T6 [s] at which completion of the rise operation of the detected level of the received electric field is assumed.

In other words, in a flowchart shown in FIG.6, in step
20 S603, the control portion 25 sets the generation period of the control signal GC to T5 [s], which is shorter than that in the steady operation state, from the non-operated state to the lapsed time T6 [s] in the rise period. In step S602, after the lapsed time T6 has lapsed, the control portion 25 sets the generation
25 period of the control signal GC to T4 [s] which must be set in

the steady operation state. Then, the trigger of the latch timing control signal C1 is generated based on the set generation period.

In this case, counting of the time is made by the software timer in the microprocessor, and the software timer is reset at the time 5 when the receiver device enters into the receiving operation.

In this way, because the generation period T_5 [s] of the control signal GC of the automatic gain control loop is set shorter than the generation period T_4 [s] in the steady operation state in the rise period from the non-operated state to the steady 10 operation state when the receiver device carries out its intermittent receiving operation, the follow-up performance of the automatic gain control loop at the time of the rise operation and the pull-in of the automatic gain control loop can be improved.

Operations of the receiver system and the automatic gain 15 control loop in the automatic gain control circuit according to the second embodiment are similar to those in the above automatic gain control circuit according to the first embodiment, and first and second variations can be similarly applied like the automatic gain control circuit according to the first embodiment. In this 20 case, when the first variation (configuration in which the look-up table is employed) is applied, care must be taken in that, unlike the above automatic gain control circuit according to the first embodiment, the timer circuit is reset when the automatic gain control circuit is shifted from the non-operated state to the 25 operated state in the intermittent receiving operation.

As described above, according to the automatic gain control circuit of the second embodiment, the generation timing or the generation period of the control signal GC can be decided in response to the lapsed time in operation of the automatic gain control circuit or the receiving device which is constructed to comprise the automatic gain control circuit. In other words, for a predetermined rise period from the non-operated state to the steady operation state when the receiver device carries out the intermittent receiving operation, the generation period T_5 [s] of the control signal GC can be set shorter than the generation period T_4 [s] in the steady operation state so as to accelerate the response characteristic of the automatic gain control loop rather than that in the steady operation state, and then such shorter generation period can be switched to the generation period in the steady operation state after the predetermined time T_6 [s]. Therefore, even in the case where large variation in the receiving signal level is expected at the time of the intermittent receiving operation of the receiver device, or the case where small variation in the receiving signal level is caused because the condition of the electric field is stabilized, the generation timing or the generation period of the control signal for the automatic gain control loop can be optimized and also the follow-up performance of the automatic gain control loop can be optimized to thus assure the good receiving characteristic.

FIG.7 is a view showing a configuration of an automatic gain control circuit according to a third embodiment of the present invention, and an automatic gain control method according to the present invention is applied to the automatic gain control circuit.

5 In FIG.7, like reference symbols are affixed to the same or similar parts as those in FIG.1 (first embodiment).

In FIG.7, the automatic gain control circuit according to the third embodiment is constructed to comprises the gain variable amplifier 11, the demodulator portion 12, the A/D converter 13, the level detector 14, the averaging portion 15, the difference-in-converged value calculating adder 16, the loop gain controlling multiplier 17, the adder 18 in the integrator circuit portion, the latch circuit 19 in the integrator circuit portion, the arithmetic portion 20, the D/A converter 21, a latch circuit 22, an adder 23, and a control portion 26.

The gain variable amplifier 11, the demodulator portion 12, and the A/D converter 13 construct a receiver system which receives the receiving signal R_i and then outputs the demodulated output R_d . The level detector 14, the averaging portion 15, the difference-in- converged value calculating adder 16, the loop gain controlling multiplier 17, the adder 18 in the integrator circuit portion, the latch circuit 19 in the integrator circuit portion, the arithmetic portion 20, and the D/A converter 21 construct the automatic gain control loop. In this case, the automatic gain control loop corresponds to a control signal

generating means set forth in claims. Also, the control portion 26 can be implemented by a processing means such as a microprocessor, etc., and corresponds to a controlling means set forth in claims. In addition, the level detector 14, the 5 averaging portion 15, the latch circuit 22, and the adder 23 correspond to a detected output change amount detecting means set forth in claims.

Since configurations of the receiver system and the automatic gain control loop according to the third embodiment are 10 the same as those in the first embodiment, their functional explanation and their operational explanation will be omitted.

In other words, the circuit configuration of the automatic gain control circuit according to the third embodiment can be implemented by adding the latch circuit 22 and the adder 23, both 15 serve as the detected output change amount detecting means together, to the configuration of the first embodiment (FIG.1), and is characterized by an approach for deciding the generation timing or the generation period of the control signal GC in the control portion 26.

20 In FIG.7, like the first embodiment, the control portion 26 outputs the latch timing control signal C2 to control the timing at which an output of the adder 18 in the integrator circuit portion is latched by the latch circuit 19. The preceding loop gain data in the automatic gain control loop are held in the latch circuit 25 19, and the result which is obtained by adding an amount of change

in the loop gain data by the adder 18 is latched by the trigger of the latch timing control signal C2. Therefore, the latch timing control signal C2 can define the generation timing of the control signal GC, and the trigger period of the latch timing control signal C2 coincides with the generation period of the control signal GC.

The automatic gain control circuit according to the third embodiment is characterized in that the generation period (generation timing) of the control signal GC can be decided in accordance with an amount of change in the level-detected output of the demodulated output Rd which is detected by the detected output change amount detecting means (the level detector 14, the averaging portion 15, the latch circuit 22, and the adder 23).

A method of deciding the generation period of the control signal GC which is characterized as above will be explained with reference to FIG.8 hereunder. FIG.8 is a view showing the follow-up performance of the automatic gain control loop of the receiver device. FIG.8A shows the case of the automatic gain control circuit according to the third embodiment, and FIG.8B shows the case of the automatic gain control circuit in the prior art.

First, in the automatic gain control circuit in the prior art shown in FIG.8B, since the generation period T7 [s] of the control signal of the automatic gain control is set to a constant value irrespective of the level variation of the automatic gain

control loop, the follow-up performance of the automatic gain control loop against the abrupt variation in the detected level of the received electric field is sometimes degraded.

In contrast, in the automatic gain control circuit
5 according to the third embodiment, as shown in FIG.8A, since the generation period T_n [s] of the control signal GC can be decided in answer to an amount of change the electric field detected level by detecting the electric field detected level, it should be understood that the control signal GC can always be generated at
10 an optimal generation period (generation timing) and thus the follow-up performance of the automatic gain control loop can be improved rather than the prior art.

Operations of the detected output change amount detecting means (the latch circuit 22 and the adder 23) and the control
15 portion 26 will be explained in detail based on the above explanation.

To begin with, in the initial state when the automatic gain control circuit starts its operation, latch data in the latch circuit 22 may be set arbitrarily to any value, and also a certain
20 value is output from the gain variable amplifier 11 according to the voltage of the control signal GC output by the automatic gain control loop. As a result, according to the change in the output signal level after the gain of the gain variable amplifier 11 is changed, outputs of the demodulator portion 12, the A/D converter
25 13, the level detector 14, and the averaging portion 15 are also

changed. The preceding data are latched by the latch circuit 22, and a difference between a changed output of the averaging portion 15 and the preceding data in the latch circuit 22 is calculated by the adder 23, and then the result is supplied to the control portion 26 as an amount of change in the detected level. The control portion 26 sets the optimum generation period of the control signal GC in response to an amount of change in the detected level, and then outputs the trigger of the latch timing control signal C2 to the latch circuit 19 in the integrator circuit portion 10 based on such generated period.

The integrator circuit portion integrates an amount of change in the loop gain data by updating the data in the latch circuit 19 by the trigger of the latch timing control signal C2.

In addition, the integral data integrated by the integrator circuit portion are converted into data which are equivalent to the control voltage for the gain variable amplifier 11 by the arithmetic portion 20. Then, the arithmetic result is converted into an analogue value by the D/A converter 21, and then fed back to the gain variable amplifier 11 as the control voltage based 20 on the data.

Next, as a first variation of the automatic gain control circuit according to the third embodiment, a variation in which a numerical value translation table (look-up table) is employed in the control portion 26 will be explained hereunder. In this 25 case, the control portion 26 is constructed, for example, by

incorporating a memory such as the ROM, etc., in which the numerical value translation table is stored, into the microprocessor. The memory holds the generation period of the control signal GC in answer to an amount of change in the detected 5 level. The memory receives an output of the detected output change amount detecting means (the adder 23) as the address and then supplies the generation period of the control signal GC to the microprocessor. Then, the microprocessor generates the trigger of the latch timing control signal C2 based on the 10 generation period of the control signal GC. If such numerical value translation table (look-up table) is employed, update of the generation period data of the control signal GC can be conducted simply by exchanging the ROM, etc.

Next, as a second variation of the automatic gain control 15 circuit according to the third embodiment, a variation in which the digital signal processor (DSP) is employed in the automatic gain control loop will be explained hereunder. In this case, for example, configurations of the automatic gain control loop (the level detector 14, the averaging portion 15, the difference-in-converged value calculating adder 16, the loop gain 20 controlling multiplier 17, the adder 18 in the integrator circuit portion, the latch circuit 19 in the integrator circuit portion, the arithmetic portion 20, and the D/A converter 21), the detected output change amount detecting means (the latch circuit 22 and 25 the adder 23), and the control portion 26 can be implemented by

the DSP.

Like the first embodiment, the process portions corresponding to the automatic gain control loop (control signal generating step) are executed by the procedures in the flowchart shown in FIG.4. However, as for the above timing for adding (integrating) the control data in step S406 of FIG.4, an integration timing of the control signal is set separately by procedures in a flowchart of FIG.9.

More particularly, FIG.9 is a flowchart showing a method 10 of deciding an integration period (integration timing) in the third embodiment, which corresponds to the detected output change amount detecting means and the control portion. In step S901, the level detection of the received electric field is carried out.

In step S902, the level-detected data are subjected to the 15 averaging process for a predetermined time. Then, in step S903, an amount of change in the detection data is calculated based on the difference from the preceding detection data. In step S904, the integration period (integration timing) of the control data is decided based on the calculated amount of change in the 20 detection data. Where the steps S901 to S903 correspond to a detected output change amount detecting step set forth in claims, and the step S904 corresponds to a control step set forth in claims.

In this case, the same steps as the steps S402 and S403 in FIG.4 may be utilized as the steps S901 and S902.

25 As described above, according to the automatic gain

control circuit of the third embodiment and the first and second variations of the third embodiment, the generation period T_n [s] (or the generation timing) of the control signal GC can be decided in response to an amount of change in the detected output of the 5 demodulated output R_d which is detected by the detected output change amount detecting means (detected output change amount detecting step). Therefore, under various situations such as the case where large variation in the receiving signal level is expected at the time of the turn-ON operation of the power supply, 10 the case where small variation in the receiving signal level is caused because the condition of the electric field is stabilized, or the like, the generation period (or the generation timing) of the control signal for the automatic gain control loop can be optimized finely and the follow-up performance of the automatic 15 gain control loop can be optimized to thus assure the good receiving characteristic.

Fourth Embodiment

FIG.10 is a view showing a configuration of an automatic gain control circuit according to a fourth embodiment of the 20 present invention, and an automatic gain control method according to the present invention is applied to the automatic gain control circuit. In FIG.10, like reference symbols are affixed to the same or similar parts as those in FIG.1 (first embodiment).

In FIG.10, the automatic gain control circuit according 25 to the fourth embodiment is constructed to comprises the gain

variable amplifier 11, the demodulator portion 12, the A/D converter 13, the level detector 14, the averaging portion 15, the difference-in-converged value calculating adder 16, the loop gain controlling multiplier 17, the adder 18 in the integrator 5 circuit portion, the latch circuit 19 in the integrator circuit portion, the arithmetic portion 20, the D/A converter 21, a fading pitch detector portion 24, and a control portion 27.

The gain variable amplifier 11, the demodulator portion 12, and the A/D converter 13 construct a receiver system which 10 receives the receiving signal R_i and then outputs the demodulated output R_d . The level detector 14, the averaging portion 15, the difference-in- converged value calculating adder 16, the loop gain controlling multiplier 17, the adder 18 in the integrator circuit portion, the latch circuit 19 in the integrator circuit 15 portion, the arithmetic portion 20, and the D/A converter 21 construct the automatic gain control loop. In this case, the automatic gain control loop corresponds to a control signal generating means set forth in claims. Also, the control portion 27 can be implemented by the processing means such as the 20 microprocessor, etc., and corresponds to the controlling means set forth in claims. In addition, the fading pitch detector portion 24 corresponds to a means for detecting a fading pitch of the receiving signal R_i set forth in claims.

Since configurations of the receiver system and the 25 automatic gain control loop according to the fourth embodiment

are identical to those in the first embodiment, their functional explanation and their operational explanation will be omitted.

In other words, the circuit configuration of the automatic gain control circuit according to the fourth embodiment can be

5 implemented by adding the fading pitch detector portion 24 to the configuration of the first embodiment (FIG.1), and is characterized by an approach for deciding the generation timing or the generation period of the control signal GC in the control portion 27.

10 In FIG.10, like the first embodiment, the control portion 27 outputs the latch timing control signal C3 to control the timing at which an output of the adder 18 is latched by the latch circuit 19 in the integrator circuit portion. The preceding loop gain data in the automatic gain control loop are held in the latch 15 circuit 19, and the result which is obtained by adding an amount of change in the loop gain data by the adder 18 is latched by the trigger of the latch timing control signal C3. Therefore, the latch timing control signal C3 can define the generation timing of the control signal GC, and the trigger period of the latch timing 20 control signal C3 coincides with the generation period of the control signal GC.

In accordance with the fading pitch of the receiving signal R_i detected by the fading pitch detector portion 24, the control portion 27 decides the generation period (generation 25 timing) of the control signal GC. In more detail, the control

portion 27 sets the optimum generation period of the control signal GC in response to the fading pitch, and then outputs the trigger of the latch timing control signal C3 to the latch circuit 19 in the integrator circuit portion based on such generation period.

5 The integrator circuit portion integrates an amount of change in the loop gain data by updating the data in the latch circuit 19 by the trigger of the latch timing control signal C3. Further, the integral data integrated by the integrator circuit portion are converted into data which are equivalent to the control 10 voltage for the gain variable amplifier 11 by the arithmetic portion 20. Then, the arithmetic result is converted into an analogue voltage by the D/A converter 21, and then fed back to the gain variable amplifier 11 as the control voltage based on the data.

15 Next, as a first variation of the automatic gain control circuit according to the fourth embodiment, a variation in which a numerical value translation table (look-up table) is employed in the control portion 27 will be explained hereunder. In this case, the control portion 27 is constructed, for example, by 20 incorporating a memory such as the ROM, etc., in which the numerical value translation table is stored, into the microprocessor. The memory holds the generation period of the control signal GC in answer to the fading pitch of the receiving signal Ri. The memory receives an output of the fading pitch 25 detector portion 24, and then supplies the generation period of

the control signal GC to the microprocessor. Then, the microprocessor generates the trigger of the latch timing control signal C3 based on the generation period of the control signal GC. If such numerical value translation table (look-up table) 5 is employed, update of the generation period data of the control signal GC can be conducted simply by exchanging the ROM, etc.

Next, as a second variation of the automatic gain control circuit according to the fourth embodiment, a variation in which the digital signal processor (DSP) is employed in the automatic 10 gain control loop will be explained hereunder. In this case, for example, configurations of the automatic gain control loop (the level detector 14, the averaging portion 15, the difference-in-converged value calculating adder 16, the loop gain 15 controlling multiplier 17, the adder 18 in an integrator circuit portion, the latch circuit 19 in an integrator circuit portion, the arithmetic portion 20, and the D/A converter 21), the fading pitch detector portion 24 and the control portion 27 shown in FIG.10 can be implemented by the DSP.

Like the first embodiment, the process portions 20 corresponding to the automatic gain control loop (control signal generating step) are executed by the procedures in the flowchart shown in FIG.4. However, as for the above timing for adding (integrating) the control data in step S406 of FIG.4, the integration timing of the control signal is set separately by 25 procedures in a flowchart shown in FIG.11.

More particularly, FIG.11 is a flowchart showing a method of deciding the integration period (integration timing) in the fourth embodiment, which corresponds to the fading pitch detector portion and the control portion. In step S1101, a fading pitch 5 of the receiving signal R_i is detected. In step S1102, integration period (integration timing) of the control data is decided based on the detected fading pitch. Where the step S1001 corresponds to a fading pitch detecting step set forth in claims, and the step S1002 corresponds to a controlling step set forth 10 in claims.

As described above, according to the automatic gain control circuit of the fourth embodiment and the first and second variations of the fourth embodiment, the generation period (or the generation timing) of the control signal can be decided in 15 response to the fading pitch of the receiving signal R_i which is detected by the fading pitch detector portion 24 (fading pitch detecting step). Therefore, even in the case where large variation in the receiving signal level is expected in receiving the receiving signal in the fading circumstance, etc., or the case 20 where small variation in the receiving signal level is caused because the condition of the electric field is stabilized, the generation period (the generation timing) of the control signal for the automatic gain control loop can be optimized, and the follow-up performance of the automatic gain control loop can be 25 optimized to thus assure the good receiving characteristic.

Fifth Embodiment

FIG.12 is a view showing a configuration of a receiver device including an automatic gain control circuit according to a fifth embodiment of the present invention. In the receiver device according to the fifth embodiment, the automatic gain control circuit mentioned in the first, second, third, or fourth embodiment is incorporated as the automatic gain control circuit (AGC).

In FIG.12, the receiver device according to the fifth embodiment is constructed to comprise an antenna 101 used for transmitting and receiving the signal, an antenna duplexer 102, a high frequency bandpass filter 103, a low noise amplifier 104, a down mixer 105 for executing frequency conversion from the high frequency band to the intermediate frequency band, an intermediate frequency bandpass filter 106, the automatic gain control circuit (AGC) 107, a frequency synthesizer 108, a receiver 109, a key-operated input portion 111 for instructing an operation of the receiver device, a microphone 112, a transmitter circuit 113, a power supply portion 114, and a control portion 110 for handling the control of the receiver device.

An operation of the receiver device according to the fifth embodiment will be explained with reference to FIG.12 hereunder.

First, the signal (for example, the signal in the 2 [GHz] band is assumed herein) is received via the antenna 10. The signal input via the antenna 10 is then passed through the duplexer 102,

and then signal components other than the desired frequency band are attenuated by the high frequency bandpass filter 103. After passed through the bandpass filter 103, the signal is amplified by the low noise amplifier 104, then the frequency of the signal 5 is converted into the intermediate frequency band (e.g., 380 [MHz]) by the down mixer 105, and then the signal is input into the automatic gain control circuit 107 via the intermediate frequency bandpass filter 106.

The signal input into the automatic gain control circuit 10 107 is demodulated by the demodulator circuit 12 provided in the automatic gain control circuit 107, and then output to the control portion 110 as a base band signal to be subjected to the signal processing. In the automatic gain control loop in the automatic gain control circuit 107, the demodulated output R_d is level- 15 detected by the level detector 14 and then is subjected subsequently to the signal processing, described in the first, second, third, or fourth embodiment, whereby the feedback voltage (control signal GC) to be supplied to the gain variable amplifier 11 can be generated.

20 As described above, according to the receiver device of the fourth embodiment, since the automatic gain control circuit (1, 2, or 3) according to the first, second, third or fourth embodiment is employed, the generation period of the control signal GC for the automatic gain control loop can be set in response 25 to the lapsed time from the non-operated state of the receiving

device, an amount of change in the detected output of the receiving signal, or the fading pitch of the receiving signal, etc., under various situations such as the case where large variation in a receiving signal level is expected at the time of a turn-ON 5 operation of a power supply, an intermittent receiving operation of a receiver device, a receiving operation in the fading condition, or the like, or the case where small variation in the receiving signal level is caused because the electric field condition is stabilized. Therefore, the follow-up performance of the 10 automatic gain control loop can be optimized and thus the receiving device can execute the receiving operation as the optimum automatic gain control operation. As a result, the good receiving characteristic can be achieved.

Particularly, if the automatic gain control circuit 1 15 according to the first embodiments employed, the generation period T_2 [s] of the control signal GC can be set shorter than the generation period T_1 [s] in the steady operation state, for a predetermined rise period from the non-operated state to the steady operation state when the power supply of the receiver device 20 is shifted from its OFF state to its ON state (when the power supply is turned ON), so as to accelerate the response characteristic of the automatic gain control loop rather than that in the steady operation state, and then such shorter generation period can be switched to the generation period in the steady operation state 25 after the predetermined time T_3 [s]. Therefore, the follow-up

performance of the automatic gain control loop and the pull-in of the automatic gain control loop can be improved. Even in the case where large variation in the receiving signal level is expected at the time of the turn-ON operation of the power supply, 5 or the case where small variation in the receiving signal level is caused because the condition of the electric field is stabilized, the generation timing or the generation period of the control signal for the automatic gain control loop can be optimized and also the follow-up performance of the automatic gain control loop 10 can be optimized. As a result, the good receiving characteristic can be achieved.

Particularly, if the automatic gain control circuit 1 according to the second embodiments employed, the generation period T_5 [s] of the control signal GC can be set shorter than 15 the generation period T_4 [s] in the steady operation state, for a predetermined rise period from the non-operated state to the steady operation state when the receiver device carries out the intermittent receiving operation, so as to accelerate the response characteristic of the automatic gain control loop rather 20 than that in the steady operation state, and then such shorter generation period can be switched to the generation period in the steady operation state after the predetermined time T_6 [s]. Therefore, the follow-up performance of the automatic gain control loop and the pull-in of the automatic gain control loop 25 can be improved. Even in the case where large variation in the

receiving signal level is expected at the time of the intermittent receiving operation of the receiver device, or the case where small variation in the receiving signal level is caused because the condition of the electric field is stabilized, the generation 5 timing or the generation period of the control signal for the automatic gain control loop can be optimized and also the follow-up performance of the automatic gain control loop can be optimized.

As a result, the good receiving characteristic can be achieved.

As described above, according to the automatic gain 10 control circuit and the receiver device with such automatic gain control circuit, the automatic gain control method in the receiver device, and the recording medium of the present invention, when the control signal for the gain variable amplifier is generated by level-detecting the receiving signal and generating the 15 feedback signal by the control signal generating means (control signal generating step), the generation timing or the generation period of the control signal is decided in response to a predetermined physical quantity by the controlling means (controlling step). Therefore, under various situations such as 20 the case where large variation in a receiving signal level is expected, the case where small variation in the receiving signal level is caused because the electric field condition is stabilized, or the like, the generation timing or the generation period of the control signal for the automatic gain control loop can be 25 decided by setting the physical quantity to respond to various

conditions. As a result, the follow-up performance of the automatic gain control loop can be optimized under various situations, and thus the good receiving characteristic can be achieved.

5 Also, according to the present invention, the generation timing or the generation period of the control signal for the automatic gain control amplifier can be decided in response to the predetermined physical quantity by selecting the predetermined physical quantity as address information and then
10 referring to the look-up table in which information of the generation timing or the generation period of the control signal are held to correspond to the address information. Therefore, under various situations such as the case where large variation in the receiving signal level is expected at the time of the turn-ON
15 operation of the power supply, the intermittent receiving operation of the receiver device, the receiving operation in the fading condition, or the like, or the case where small variation in the receiving signal level is caused because the electric field condition is stabilized, the predetermined physical quantity can
20 be set finely by referring to the look-up table upon optimization of the generation timing or the generation period of the control signal for the automatic gain control loop. Hence, the follow-up performance of the automatic gain control loop can be optimized under various conditions, and thus the good receiving
25 characteristic can be achieved. Also, the method of generating

the generation timing or the generation period of the control signal and also the data stored in the table can be changed simply by exchanging the look-up table.

Also, according to the present invention, the generation timing or the generation period of the control signal can be decided by the controlling means (controlling step) in response to the lapsed time in operation of the automatic gain control circuit or the receiving device which is constructed to comprise the automatic gain control circuit. For a predetermined rise period from the non-operated state to the steady operation state when the power supply is turned ON, the generation period of the control signal can be set shorter than the generation period in the steady operation state so as to accelerate the response characteristic of the automatic gain control loop rather than that in the steady operation state. Therefore, even in the case where large variation in the receiving signal level is expected at the time of the power supply ON, the generation timing or the generation period of the control signal for the automatic gain control loop can be optimized and also the follow-up performance of the automatic gain control loop can be optimized to thus assure the good receiving characteristic.

Also, according to the present invention, the generation timing or the generation period of the control signal can be decided by the controlling means (controlling step) in response to the lapsed time in operation of the automatic gain control

circuit or the receiving device which is constructed to comprise the automatic gain control circuit. For a predetermined rise period from the non-operated state to the steady operation state when the receiver device carries out the intermittent receiving 5 operation, the generation period of the control signal can be set shorter than the generation period in the steady operation state so as to accelerate the response characteristic of the automatic gain control loop rather than that in the steady operation state.

Therefore, even in the case where large variation in the receiving 10 signal level is expected at the time of the intermittent receiving operation of the receiver device, the generation timing or the generation period of the control signal for the automatic gain control loop can be optimized and also the follow-up performance of the automatic gain control loop can be optimized to thus assure 15 the good receiving characteristic.

Also, according to the present invention, the generation timing or the generation period of the control signal GC can be decided in response to an amount of change in the detected output of the demodulated output which is detected by the detected output 20 change amount detecting means (detected output change amount detecting step). Therefore, under various situations such as the case where large variation in the receiving signal level is expected, the case where small variation in the receiving signal level is caused because the condition of the electric field is 25 stabilized, or the like, the generation timing or the generation

period of the control signal for the automatic gain control loop can be optimized finely and the follow-up performance of the automatic gain control loop can be optimized to thus assure the good receiving characteristic.

5 Furthermore, according to the present invention, the generation timing or the generation period of the control signal can be decided by the controlling means (controlling step) in response to the fading pitch of the receiving signal which is detected by the fading pitch detector portion (fading pitch
10 detecting step). Therefore, even in the case where large variation in the receiving signal level is expected in receiving the receiving signal in the fading circumstance, etc., or the case where small variation in the receiving signal level is caused because the condition of the electric field is stabilized, the
15 generation timing or the generation period of the control signal for the automatic gain control loop can be optimized and the follow-up performance of the automatic gain control loop can be optimized to thus assure the good receiving characteristic.

WHAT IS CLAIMED IS:

1. An automatic gain control circuit comprising:
 - a gain variable amplifier which controls an amplitude of a receiving signal based on a control signal;
 - 5 control signal generating means for level-detecting the receiving signal and then generating a feedback signal as the control signal for the gain variable amplifier; and
 - controlling means for deciding at least one of a generation timing of the control signal and a generation period
 - 10 of the control signal in response to a predetermined physical quantity, and controlling the control signal generating means.
2. An automatic gain control circuit according to claim 1, wherein the controlling means includes a look-up table
 - 15 which uses address information as the predetermined physical quantity and holds information of the generation timing of the control signal or the generation period of the control signal in response to the address information.
- 20 3. An automatic gain control circuit according to claim 1, wherein the controlling means decides the generation timing of the control signal or the generation period of the control signal using a lapsed time in operation of the automatic gain control circuit as the predetermined physical quantity.

4. An automatic gain control circuit according to
claim 1, wherein the controlling means sets the generation period
of the control signal shorter than the generation period in a
steady operation state, for a predetermined rise time from a
5 non-operated state to the steady operation state when a power
supply is turned on.

5. An automatic gain control circuit according to
claim 1, wherein the controlling means sets the generation period
10 of the control signal shorter than the generation period in a
steady operation state, for a predetermined rise time from a
non-operated state to the steady operation state when an
intermittent receiving operation is carried out.

15 6. An automatic gain control circuit according to
claim 1, further comprising:

detected output change amount detecting means for
detecting an amount of change in a detected output of the receiving
signal;

20 wherein the controlling means decides the generation
timing of the control signal or the generation period of the
control signal using an amount of change in the detected output
as the predetermined physical quantity.

25 7. An automatic gain control circuit according to

claim 1, further comprising:

fading pitch detecting means for detecting a fading pitch of the receiving signal;

wherein the controlling means decides the generation 5 timing of the control signal or the generation period of the control signal using the fading pitch as the predetermined physical quantity.

8. A receiver device comprising:

10 an automatic gain control circuit including: a gain variable amplifier which controls an amplitude of a receiving signal based on a control signal; control signal generating means for level-detecting the receiving signal and then generating a feedback signal as the control signal for the gain variable 15 amplifier; and controlling means for deciding at least one of a generation timing of the control signal and a generation period of the control signal in response to a predetermined physical quantity, and controlling the control signal generating means.

20 9. An automatic gain control method in a receiver device including a gain variable amplifier which controls an amplitude of a receiving signal based on a control signal, the method comprising:

25 a control signal generating step of level-detecting the receiving signal and then generating a feedback signal as the

control signal for the gain variable amplifier; and

a controlling step of deciding a generation timing of the control signal or a generation period of the control signal in response to a predetermined physical quantity.

5

10. An automatic gain control method in a receiver device according to claim 9, wherein the controlling step decides the generation timing of the control signal or the generation period of the control signal using a lapsed time in operation of 10 the receiver device as the predetermined physical quantity.

11. An automatic gain control method in a receiver device according to claim 9, wherein the controlling step sets the generation period of the control signal shorter than the 15 generation period in a steady operation state, for a predetermined rise time from a non-operated state to the steady operation state when a power supply is turned on.

12. An automatic gain control method in a receiver 20 device according to claim 9, wherein the controlling step sets the generation period of the control signal shorter than the generation period in a steady operation state, for a predetermined rise time from a non-operated state to the steady operation state when an intermittent receiving operation is carried out.

25

13. An automatic gain control method in a receiver device according to claim 9, further comprising:

a detected output change amount detecting step of detecting an amount of change in a detected output of the receiving signal;

wherein the controlling step decides the generation timing of the control signal or the generation period of the control signal using an amount of change in the detected output as the predetermined physical quantity.

10

14. An automatic gain control method in a receiver device according to claim 9, further comprising:

a fading pitch detecting step of detecting a fading pitch of the receiving signal;

15

wherein the controlling step decides the generation timing of the control signal or the generation period of the control signal using the fading pitch as the predetermined physical quantity.

20

15. A computer-readable recording medium for recording the automatic gain control method for the receiver device as a program to be executed by a computer, said method comprising:

a control signal generating step of level-detecting the receiving signal and then generating a feedback signal as the control signal for the gain variable amplifier; and

25

a controlling step of deciding a generation timing of the control signal or a generation period of the control signal in response to a predetermined physical quantity.

ABSTRACT OF DISCLOSURE

An automatic gain control circuit optimizes a follow-up performance of an automatic gain control loop to thus assure a good receiving operation. A generation timing or a generation 5 period of a control signal GC is decided in response to a lapsed time in operation of the receiver device. For a predetermined rise period from a non-operated state to the steady operation state when a power supply is shifted from its OFF state to its ON state (power supply is turned ON) or at the time of intermittent 10 receiving operation, the generation period of the control signal GC is set shorter than the generation period in a steady operation state so as to accelerate the response characteristic of the automatic gain control gain rather than the steady operation condition, and then switched to the generation period in the steady 15 operation state after a predetermined time.

FIG. 1




FIG. 2A




FIG. 2B




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7




FIG. 8A




FIG. 8B




FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13



**COMBINED DECLARATION AND POWER OF ATTORNEY
IN ORIGINAL APPLICATION
(Sole or Joint - Foreign)**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

AUTOMATIC GAIN CONTROL CIRCUIT AND RECEIVER
DEVICE HAVING THE AUTOMATIC GAIN CONTROL
CIRCUIT, AND AUTOMATIC GAIN CONTROL MEHTOD,

the specification of which

X is attached hereto.

— was filed on _____ as application Serial No. _____ and
was amended on _____.

I hereby state that I have reviewed and understand the content of the above-identified specification, including the claims (Pearne, Gordon, McCoy & Granger Docket No. 32439), as amended by any amendment referred to above. I acknowledge my duty to disclose information of which I am aware which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119, of any foreign application(s) for patent or inventor's certificate listed below, and have also identified below any foreign applications for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

<u>Country</u>	<u>Application Number</u>	<u>Filing Date (day/month/year)</u>	<u>Priority Claimed?</u>
			<u>Yes</u> <u>No</u>
Japan	Pat. Hei. 11-73977	18/March/1999	XX

I hereby designate the following as my mailing address and telephone number:

Pearne, Gordon, McCoy & Granger
1200 Leader Building
Cleveland, Ohio 44114
(216) 579-1700

and appoint each of the following as my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Charles B. Gordon, Reg. No. 16923
William C. McCoy, Reg. No. 16885
Richard H. Dickinson, Jr., Reg. No. 18622
Thomas P. Schiller, Reg. No. 20677
David B. Deioma, Reg. No. 22841
Joseph J. Corso, Reg. No. 25845
Howard G. Shimola, Reg. No. 26232
Jeffrey J. Sopko, Reg. No. 27676

John P. Murtaugh, Reg. No. 34226
James M. Moore, Reg. No. 32923
David E. Spaw, Reg. No. 34732
Michael W. Garvey, Reg. No. 35878
Mark E. Bandy, Reg. No. 35788
Paul R. Katterle, Reg. No. 36563
Richard M. Mescher, Reg. No. 38242

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

(1) Inventor (sole or joint): Nozomi MIURA

Citizenship: Japan

Signature Miura Nozomi

Date February 17, 2000

Residence: Kanagawa, Japan

Post Office Address: 3-1-1-303, Ohoka, Minami-ku, Yokohama-shi,
Kanagawa 232-0061 Japan